Note on VHDL
This chapter is strictly about SystemVerilog and we will only be using SystemVerilog to generate the DDR2 IP. Generating the DDR2 IP for VHDL is limited to the Xilinx Native interface, which we will not be looking at. Once the IP is generated, it can be used within a VHDL design, as we will see in Chapter 10.