Search icon CANCEL
Arrow left icon
Explore Products
Best Sellers
New Releases
Books
Videos
Audiobooks
Learning Hub
Conferences
Free Learning
Arrow right icon
Arrow up icon
GO TO TOP
The FPGA Programming Handbook

You're reading from   The FPGA Programming Handbook An essential guide to FPGA design for transforming ideas into hardware using SystemVerilog and VHDL

Arrow left icon
Product type Paperback
Published in Apr 2024
Publisher Packt
ISBN-13 9781805125594
Length 550 pages
Edition 2nd Edition
Languages
Tools
Arrow right icon
Authors (2):
Arrow left icon
Guy Eschemann Guy Eschemann
Author Profile Icon Guy Eschemann
Guy Eschemann
Frank Bruno Frank Bruno
Author Profile Icon Frank Bruno
Frank Bruno
Arrow right icon
View More author details
Toc

Table of Contents (17) Chapters Close

Preface 1. Introduction to FPGA Architectures FREE CHAPTER 2. FPGA Programming Languages and Tools 3. Combinational Logic 4. Counting Button Presses 5. Let’s Build a Calculator 6. FPGA Resources and How to Use Them 7. Math, Parallelism, and Pipelined Design 8. Introduction to AXI 9. Lots of Data? MIG and DDR2 10. A Better Way to Display – VGA 11. Bringing It All Together 12. Using the PMOD Connectors – SPI and UART 13. Embedded Microcontrollers Using the Xilinx MicroBlaze 14. Advanced Topics 15. Other Books You May Enjoy
16. Index

Project 11 – Introducing external memory

Up until now, we’ve been using internal Block RAM (BRAM) or distributed RAM. These types of memory are very fast. BRAM can be accessed in a single clock cycle up to the maximum frequency (fmax) of the device given certain constraints. Lookup table memory (LUTRAM) is a little more flexible in that it can be used asynchronously (i.e., as though it were combinational logic). Both types of memory are very convenient for small storage, lookup tables, fast memory for things such as caches, and if you have enough for a design, keeping board costs and complexity down.

Introduction to DDR2

BRAM/LUTRAM is Static RAM (SRAM). SRAM takes a much larger area in silicon, up to four transistors (4T) per bit of storage, as shown in Figure 9.1.

Figure 9.1: 4T SRAM cell

This results in a much smaller capacity and greater expense than dynamic memory, which, in contrast, is primarily a capacitor used to hold a charge with a transistor...

lock icon The rest of the chapter is locked
Register for a free Packt account to unlock a world of extra content!
A free Packt account unlocks extra newsletters, articles, discounted offers, and much more. Start advancing your knowledge today.
Unlock this book and the full library FREE for 7 days
Get unlimited access to 7000+ expert-authored eBooks and videos courses covering every tech area you can think of
Renews at $19.99/month. Cancel anytime